Generic selectors
Exact matches only
Search in title
Search in content
Search in posts
Search in pages
Filter by Categories
nmims post
Objective Type Set
Online MCQ Assignment
Question Solution
Solved Question
Uncategorized

Multiple choice question for engineering

Set 1

1. Which classification is based on the extension to standard operating systems?
a) software and hardware deadline
b) aperiodic deadline
c) periodic deadline
d) static and dynamic deadline

View Answer

Answer: a [Reason:] The real-time scheduling can be classified into various criteria. The fundamental classification is the software and hardware deadline which is based on the extension to standard operating systems.

2. Which of the following defines the task which must be executed at every defined unit of time?
a) aperiodic task
b) periodic task
c) job
d) process

View Answer

Answer: b [Reason:] The periodic task is the one which must be executed in a defined unit of time say ‘p’ where p is called the period.

3. Which of the task are not periodic?
a) periodic task
b) unpredictable task
c) aperiodic task
d) job

View Answer

Answer: c [Reason:] The aperiodic task is the one in which the task are not periodic but the periodic task is the one in which are the task are periodic. Each execution of a periodic task is known as the job.

4. Which of the following is an aperiodic task requesting the processor at unpredictable times?
a) job
b) aperiodic task
c) sporadic
d) periodic task

View Answer

Answer: c [Reason:] The aperiodic tasks request the processor at unpredictable times if and only if there is a minimum separation between the times at which they request the processor which is called sporadic.

5. Which of the scheduling algorithm are based on the assumption that tasks are executed until they are done?
a) periodic task
b) aperiodic task
c) non-preemptive scheduling
d) preemptive scheduling

View Answer

Answer: c [Reason:] The nonpreemptive scheduling is based on the assumptions that the tasks are executed until the task is done whereas the preemptive scheduling is used if the task has long execution times or for a short response time.

6. Which of the following schedulers take decisions at run-time?
a) preemptive scheduler
b) non preemptive scheduler
c) dynamic scheduler
d) static scheduler

View Answer

Answer: c [Reason:] The dynamic schedulers take decisions at run-time and they are quite flexible, but generate overhead at run-time whereas static scheduler is the ones in which the scheduler take their designs at the design time.

7. Which scheduler take their designs at design time?
a) preemptive scheduler
b) non preemptive scheduler
c) dynamic scheduler
d) static scheduler

View Answer

Answer: d [Reason:] The static scheduler take their designs at the design time and it also generates tables of start times which are forwarded to a simple dispatcher but the dynamic scheduler takes decision at the run-time.

8. Which scheduler generates tables and forward to the dispatcher?
a) static scheduler
b) dynamic scheduler
c) aperiodic scheduler
d) preemptive scheduler

View Answer

Answer: a [Reason:] The static scheduler generates tables of start times which are forwarded to a simple dispatcher and it can be controlled by a timer which makes the dispatcher analyze the table.

9. Which of the following systems are entirely controlled by the timer?
a) voltage triggered
b) time triggered
c) aperiodic task scheduler
d) periodic task scheduler

View Answer

Answer: b [Reason:] The systems which are entirely controlled by a timer are known as entirely time-triggered systems. A temporal control structure is associated with the entirely time-triggered system which is encoded in a TDL, task descriptor list.

10. What does TDL stand for?
a) task descriptor list
b) task design list
c) temporal descriptor list
d) temporal design list

View Answer

Answer: a [Reason:] TDL is a task descriptor list which contains the cyclic schedule for all activities of the node and the temporal control structure is encoded by the task descriptor table.

11. Which scheduling algorithm can be used in mixed software/hardware systems?
a) simple algorithm
b) complex algorithm
c) uniprocessor algorithm
d) multiprocessor algorithm

View Answer

Answer: b [Reason:] The complex algorithm is used in mixed software/hardware systems. It can be used to handle multiple processors.

12. Which algorithm can distinguish homogeneous multiprocessor system and heterogeneous multiprocessor system?
a) complex algorithm
b) simple algorithm
c) scheduler algorithm
d) preemptive algorithm

View Answer

Answer: a [Reason:] The simple algorithm can be used in handling single processors and the complex algorithm is used in mixed both in software and the hardware systems. It can also be used to distinguish homogeneous multiprocessor system and heterogeneous multiprocessor systems. The complex algorithm can be used to handle multiple processors whereas .

13. Which of the following scheduling test can be used to show that no scheduling exist?
a) sufficient test
b) necessary test
c) complex test
d) simple test

View Answer

Answer: b [Reason:] The necessary and sufficient conditions are used in the schedulability test. For necessary condition, the test is based only on the necessary conditions and it also can be used to show that no schedule exists. The sufficient condition indicates that no schedule exists even if there exist one.

14. Which scheduling test is used to indicate that no scheduling exist even if there exist one?
a) complex test
b) simple test
c) sufficient test
d) necessary test

View Answer

Answer: c [Reason:] The sufficient condition indicates that no schedule exists even if there exist one and the necessary condition indicates that no schedule exists even if a schedule exists.

15. Which algorithm can be used to schedule tasks at run-time?
a) online scheduler
b) offline scheduler
c) multiprocessor scheduler
d) uniprocessor scheduler

View Answer

Answer: a [Reason:] The online scheduling algorithm schedule tasks at run-time which is based on the information regarding the task whereas offline algorithms schedule tasks take a priori knowledge about the execution times, arrival times and deadlines into account.

Set 2

1. Which of the following has a single set of compiler and the debugger tools?
a) Xray
b) onboard debugger
c) emulation
d) high-level simulator

View Answer

Answer: a [Reason:] The Xray debugging techinque is a product from the Microtec which is having a complete set of compiler and debugger tools which will work with the simulator, debugger, emulator and the onboard debugger.

2. Who developed the Xray product?
a) IBM
b) Intel
c) Microtec
d) Motorola

View Answer

Answer: c [Reason:] The Xray which is a product from the Microtec is having a complete set of compiler and debugger tools.

3. Which part of the Xray can interface with a simulator?
a) emulator
b) debugger
c) simulator
d) onboard debugger

View Answer

Answer: b [Reason:] The Xray consists of the consistent debugger which can interface the emulator, simulator, task level debugger or onboard debugger.

4. Which can provide the consistent interface to the Xray?
a) emulator
b) simulator
c) memory simulator
d) debugger system

View Answer

Answer: d [Reason:] The Xray consists of the debugger which interface with the emulator, simulator, onboard debugger that provides the consistent interface to the Xray product. This can improve the overall productivity of the product since it does not require any relearning.

5. Which of the following can access the information directly in the Xray?
a) emulator
b) debugger
c) simulator
d) hardware

View Answer

Answer: c [Reason:] The Xray obtain its debugging information from a variety of sources and how it access these sources. The simulator can access direct information but the emulator can access the information via a serial line or via the ethernet or directly across a shared memory interface.

6. Which of the following access the information through the ethernet in a Xray?
a) simulator
b) debugger
c) onboard debugger
d) emulator

View Answer

Answer: d [Reason:] The Xray obtain its debugging information from a variety of sources. The emulator can access the information via a serial line or via the ethernet or directly across a shared memory interface and the simulator can access the direct information.

7. Which tools help the Xray allows the software to be developed on the host system?
a) compiler tool
b) simulator tool
c) debugger tool
d) emulator tool

View Answer

Answer: a [Reason:] The compiler tools allow the software to be developed on the host system and this system does not have to use the same processor as the target.

8. Which of the following is ideal for debugging codes at an early stage?
a) compiler
b) debugger
c) simulator
d) emulator

View Answer

Answer: c [Reason:] There are a variety of ways for executing the codes. The simulator provides an ideal way for debugging the codes at an early stage, that is before the hardware is available and it can allow the software to proceed in parallel with the hardware.

9. How can we extend the power of Xray?
a) Xray interface
b) Xray memory
c) Xray input
d) Xray peripheral

View Answer

Answer: a [Reason:] The power of the Xray product can be extended by the Xray interface method from the operating system debugger.

10. Which of the following uses the Xray interface method to provide the debugging interface?
a) pSOS+m
b) pSOS
c) pSOS+
d) NAP

View Answer

Answer: c [Reason:] The pSOS+ uses the Xray interface method to provide the debugging interfaces whihc can extend the power of the Xray.

11. How is the processor enter into a BDM state?
a) BDM signal
b) Start signal
c) BDM acknowledge signal
d) Start signal of the processor

View Answer

Answer: a [Reason:] The assertion of the BDM signal or by executing the special BDM instruction, the processor enter into the BDM state and when the processor enters into the BDM mode, low-level microcode takes the processor which allows the breakpoint to be set, registers to be accessed and so on.

Set 3

1. Which allows the parallel development of the hardware and software in the simulation?
a) high-level language simulation
b) low-level language simulation
c) cpu simulator
d) onboard simulator

View Answer

Answer: a [Reason:] The high-level language simulation allows a parallel development of the software and the hardware and when two parts are integrated, that will work. It can simulate I/O using the keyboard as the inputs or task which passes input data for other modules.

2. Which of the following are used to test the software?
a) data entity
b) data entry
c) data table
d) data book

View Answer

Answer: c [Reason:] In the high-level language simulation, many techniques are used to simulate the system and one such is the data table which contains the data sequences which are used to test the software.

3. Which allows the UNIX software to be ported using a simple recompilation?
a) pSOS+
b) UNIX compatible library
c) pSOS+m
d) pOS+kernel

View Answer

Answer: b [Reason:] The most of the operating system supports or provide the UNIX-compatible library which supports the UNIX software to be ported using a simple recompilation.

4. Which of the following can simulate the processor, memory, and peripherals?
a) input simulator
b) peripheral simulator
c) memory simulator
d) cpu simulator

View Answer

Answer: d [Reason:] The CPU simulator can simulate the memory, processor, and the peripherals and allow the low-level assembler code and the small HLL programs to be tested without the actual hardware.

5. How many categories are there for the low-level simulation?
a) 2
b) 3
c) 4
d) 5

View Answer

Answer: a [Reason:] There are two categories for the low-level simulation. The first category simulates the memory system, programming model and can offer simple debugging tools whereas the second category simulation provides timing information based on the number of clocks.

6. Which of the following can simulate the LCD controllers and parallel ports?
a) memory simulator
b) sds
c) input simulator
d) output tools

View Answer

Answer: b [Reason:] There are certain tools which provide powerful tools for simulation and one such is the SDS which can simulate the processor, memory systems, integrated processor, onboard peripherals such as LCD controllers and parallel ports.

7. Which of the following provides a low-level method of debugging software?
a) high-level simulator
b) low-level simulator
c) onboard debugger
d) cpu simulator

View Answer

Answer: c [Reason:] The onboard debugger provides a very low-level method of simulating or debugging the software. It usually handles EPROMs which are plugged into the board or a set of application codes by providing a serial connection to communicate with the PC or workstation.

8. Which of the following has the ability to download code using a serial port?
a) cpu simulator
b) high-level language simulator
c) onboard debugger
d) low-level language simulator

View Answer

Answer: c [Reason:] The onboard debugger has the ability to download code from a floppy disk or by using a serial port.

9. What does the processor fetches from the EPROM if the board is powered?
a) reset vector
b) ready vector
c) start vector
d) acknowledge vector

View Answer

Answer: a [Reason:] The processor fetches its reset vector from the table which is stored in the EPROM when the board is powered and then starts the initialize the board.

10. Which of the following device can transfer the vector table from the EPROM?
a) ROM
b) RAM
c) CPU
d) peripheral

View Answer

Answer: b [Reason:] When the board gets powered up, the reset vector from the table stored in the EPROM makes the initialisation of the board and is transferred to the RAM from the EPROM through the hardware where the EPROM memory address is temporarily altered.

11. Which of the following is used to determine the number of memory access in an onboard debugger?
a) timer
b) counter
c) input
d) memory

View Answer

Answer: b [Reason:] The counter is used to determine a preset number of memory accesses, which is assumed that the table has been transferred by the debugger and the EPROM address can be safely be changed.

12. Which of the following has the ability to use the high-level language functions, instructions instead of the normal address?
a) task level debugging
b) low level debugging
c) onboard debugging
d) symbolic debugging

View Answer

Answer: d [Reason:] The symbolic debugging has the ability to use high-level language functions, instructions and the variables instead of the normal addresses and their contents.

13. Which of the following debugger works at the operating system level?
a) task level debugging
b) low level debugging
c) onboard debugging
d) symbolic debugging

View Answer

Answer: a [Reason:] The task level debugging has the ability to works at the operating level or at the particular tasks whereas the low-level debugger cannot set for a particular task functions or operations, it can only set a breakpoint at the start of the routine which sends a message.

Set 4

1. What does ICE stand for?
a) in-circuit emulation
b) in-code EPROM
c) in-circuit EPOM
d) in-code emulation

View Answer

Answer: a [Reason:] The ICE or in-circuit emulation is one the traditional method used to emulate the processor in the embedded system so that the software can be downloaded and can be debugged in situ in the end application.

2. Which of the following is a traditional method for emulating the processor?
a) SDS
b) ICE
c) CPU simulator
d) Low-level language simulator

View Answer

Answer: b [Reason:] The SDS is one of the simulation tool used in the embedded systems. CPU simulator and the low-level simulator are the other kinds of the simulator used in the embedded system design.

3. Which of the following does not have the ability to get hundred individual signal cables into the probe in the emulation technique?
a) OnCE
b) BDM
c) ICE
d) JTAG

View Answer

Answer: c [Reason:] The in-circuit emulation does not have the ability to get hundred individual signal cables into the probe. This problem comes under the physical limitation of the probe, that is as the density of the processor increases the available sockets which provide good electrical contacts is becoming harder which causes a restriction to the probe.

4. What does JTAG stand for?
a) joint tag address group
b) joint test address group
c) joint test access group
d) joint test action group

View Answer

Answer: d [Reason:] The JTAG is joint test action group which is an electronics industry association which developed the interfacing port that is standardised for testing the devices.

5. Which of the following allows access to all the hardware within the system?
a) debugger
b) JTAG
c) onboard debugger
d) simulator

View Answer

Answer: b [Reason:] The JTAG can access all the hardware within the system. They provide a way of taking over the pins of a device and allows the different bit patterns to be imposed on the pins which allow other circuits to be tested with the imposed pins.

6. Which of the following works by using a serial port?
a) Simulator
b) JTAG
c) BDM
d) OnCE

View Answer

Answer: b [Reason:] The JTAG works by using a serial port and clocking data into a shift register and the output of the shift register drives the pins under the control of the port.

7. What is meant by OnCE?
a) on-chip emulation
b) off-chip emulation
c) one-chip emulation
d) once-chip emulation

View Answer

Answer: a [Reason:] The OnCE is an on-chip emulation which is a debugging facility used in the digital signal processor chips.

8. Which debugging facility is used in the Motorola’s DSP 56x0x family?
a) JTAG
b) ICE
c) OnCE
d) BDM

View Answer

Answer: c [Reason:] The on-chip emulation provides a debugging facility in the DSP chips. The OnCE is developed for Motorola’s DSP 56x0x family.

9. Which facility provides the provision of the debug ports in the ICE technique?
a) simulator
b) emulator
c) debug support
d) jtag

View Answer

Answer: c [Reason:] The debugging support to the processor enables the processor to be a single stepped and breakpoint under remote control from a host or the workstation. This facility can provide the provision of the debug ports.

10. How the additional registers are accessed in the OnCE?
a) parallel port
b) serial port
c) jtag
d) address register

View Answer

Answer: b [Reason:] The on-chip emulation can access additional registers by using a special serial port within the device that provides the control over the processor and access to its internal registers.

11. Which of the following emulators can provide its own in circuit emulation facility?
a) Simulator
b) Debugger
c) SDS
d) OnCE

View Answer

Answer: d [Reason:] Every system can provide its own in circuit emulation facilities by hooking the port to an interface port in a workstation or in the PC while connecting the OnCE port to an external connector.

12. What does BDM stand for?
a) background debug mode
b) basic debug mode
c) basic debug microcode
d) background decode mode

View Answer

Answer: a [Reason:] The BDM or background debug mode is similar to the on-chip emulator with a slight difference. BDM is provided on the Motorola MC683xx series of processors and for the 8-bit microcontroller like MC68HC12 etc.

13. Which emulator is used in MC68HC12?
a) JTAG
b) BDM
c) On-CE
d) SDS

View Answer

Answer: b [Reason:] The BDM or the background debug mode is provided on the Motorola MC683xx series of processors and for several 8-bit microcontrollers. One such microcontroller is the MC68HC12.

14. Which of the following takes the processor, when the processor enter the BDM mode?
a) address code
b) high-level microcode
c) low-level microcode
d) data code

View Answer

Answer: c [Reason:] When the processor enters into the BDM mode, low-level microcode takes the processor which allows the breakpoint to be set, registers to be accessed and so on.

15. Which of the following has the additional circuitry which supports the background debug mode?
a) memory
b) input
c) peripheral
d) processor

View Answer

Answer: d [Reason:] The processor has the additional circuitry which can provide a special support for the background debug mode and is under the control of the remote system connected to its BDM port.

Set 5

1. The execution of the task is known as
a) process
b) job
c) task
d) thread

View Answer

Answer: b [Reason:] The execution of the task is known as the job. The time for both the execution of the task and the corresponding job is same.

2. Which scheduling algorithm is can be used for an independent periodic process?
a) EDD
b) LL
c) LST
d) RMS

View Answer

Answer: d [Reason:] The RMS os rate monotonic scheduling is periodic scheduling algorithm but EDD, LL, and LST are aperiodic scheduling algorithm.

3. What is the relationship between the priority of task and their period in RMS?
a) decreases
b) increases
c) remains unchanged
d) linear

View Answer

Answer: a [Reason:] The priority of the task decreases monotonically with respect to their period in the rate monotonic scheduling, that is, the task with the long period will get a low priority but task with the short period will get a high priority.

4. Which of the following uses a preemptive periodic scheduling algorithm?
a) Pre-emptive scheduling
b) RMS
c) LL
d) LST

View Answer

Answer: b [Reason:] The rate monotonic scheduling is a periodic scheduler algorithm which follows a preemptive algorithm. LL is also preemptive scheduling but it is aperiodic scheduling algorithm.

5. Which of the following is based on static priorities?
a) Periodic EDF
b) RMS
c) LL
d) Aperiodic EDF

View Answer

Answer: b [Reason:] The rate monotonic scheduling is a periodic scheduler algorithm which follows a preemptive algorithm and have static priorities. EDF and LL have dynamic priorities.

6. How many assumptions have to meet for a rate monotonic scheduling?
a) 3
b) 4
c) 5
d) 6

View Answer

Answer: d [Reason:] The rate monotonic scheduling has to meet six assumptions. These are: All the tasks should be periodic, all the tasks must be independent, the deadline should be equal to the period for all tasks, the execution time must be constant, the time required for the context switching must be negligible, it should hold the accumulation utilization equation.

7. Which of the following can be applied to periodic scheduling?
a) EDF
b) LL
c) LST
d) EDD

View Answer

Answer: a [Reason:] The earliest deadline first can be applied both to the periodic and aperiodic scheduling algorithm. But LL, LST, and EDD are aperiodic scheduling. It is not applicable to the periodic scheduling.

8. Which of the following periodic scheduling is dynamic?
a) RMS
b) EDF
c) LST
d) LL

View Answer

Answer: b [Reason:] The EDF or the earliest deadline first is a periodic scheduling algorithm which is dynamic but RMS or rate monotonic scheduling is the periodic algorithm which is static. The LL and LST are aperiodic scheduling algorithm.

9. Which of the following do the sporadic events are connected?
a) Interrupts
b) NMI
c) Software interrupt
d) Timer

View Answer

Answer: a [Reason:] The sporadic events are connected to the interrupts thereby execute them immediately as possible since the interrupt priority is the highest in the system.

10. Which of the following can execute quickly, if the interrupt priority is higher in the system?
a) EDD
b) Sporadic event
c) LL
d) Aperiodic scheduling

View Answer

Answer: b [Reason:] The sporadic events are connected to the interrupts and execute them immediately because the interrupt priority is the highest priority level in the system.

11. Which of the following are used to execute at regular intervals and check for ready sporadic tasks?
a) sporadic task server
b) sporadic task client
c) sporadic event application
d) sporadic register

View Answer

Answer: a [Reason:] The special sporadic task servers are used that execute at regular intervals and check for ready sporadic tasks which improves the predictability of the whole system.

12. How is sporadic task can turn into a periodic task?
a) scheduling algorithm
b) sporadic task event
c) sporadic register
d) sporadic task server

View Answer

Answer: d [Reason:] The special sporadic task servers executes at regular intervals and check for ready sporadic tasks and by this, sporadic tasks are essentially turned into periodic tasks which can improve the predictability of the whole system.

13. Which of the following is more difficult than the scheduling independent task?
a) scheduling algorithm
b) scheduling independent task
c) scheduling dependent task
d) aperiodic scheduling algorithm

View Answer

Answer: c [Reason:] The scheduling dependent task is more difficult than the independent scheduling task. The problem of deciding whether or not a schedule exists for a given set of dependent tasks and a given deadline is NP-complete.

14. Which scheduling is the basis for a number of formal proofs of schedulability?
a) LL
b) RMS
c) LST
d) EDD

View Answer

Answer: b [Reason:] The rate monotonic scheduling which is an independent scheduling algorithm form the basis for a number of formal proofs of schedulability.

15. Which of the following is an independent scheduling?
a) LL
b) LST
c) EDD
d) RMS

View Answer

Answer: d [Reason:] The RMS or rate monotonic scheduling is the independent scheduling algorithm which is included in the assumptions of RMS, that is, all tasks should be independent.