Generic selectors
Exact matches only
Search in title
Search in content
Search in posts
Search in pages
Filter by Categories
nmims post
Objective Type Set
Online MCQ Assignment
Question Solution
Solved Question
Uncategorized

1. Comparator_A+ is controlled by which of the following peripheral registers?
a) CACTL1
b) CACTL2
c) Both of the mentioned
d) None of the mentioned

View Answer

Answer: c [Reason:] Comparator_A+ is controlled by the CACTL1 and the CACTL2 registers.

2. CAON bit is used to
a) start a timer
b) start a A/D conversion
c) switch on the comparator module
d) switch on the bit transmission

View Answer

Answer: c [Reason:] CAON bit is used to switch on the comparator module namely, Comparator_A+.

3. P2CA4-P2CA0 bits are used for
a) giving the power supply to the comparator module
b) for selecting the mode of operation of the comparator
c) for connecting the non inverting inputs to the CA0-CA2 pins
d) all of the mentioned

View Answer

Answer: c [Reason:] P2CA4-P2CA0 bits are used for connecting the non inverting inputs to the CA0-CA2 pins.

4. CAREFx bits are used for
a) inputting a positive reference voltage
b) inputting a negative reference voltage
c) selecting the internal reference voltage
d) all of the mentioned

View Answer

Answer: c [Reason:] CAREFx bits are used for selecting the appropriate reference voltage for the comparator.

5. Which of the following bits are not actually associated with the comparator module.
a) CAREFx
b) CLLDx
c) CAON
d) CAIFG

View Answer

Answer: b [Reason:] CLLDx bit is related to the Timer_2 module. All others are related to the comparator module.

6. Flag CAIFG is raised,
a) at a low level triggered pulse
b) at a high level triggered pulse
c) at the falling and rising edge of the pulse
d) at the falling or rising edge of the pulse

View Answer

Answer: d [Reason:] Flag CAIFG is raised, at the falling or rising edge of the pulse that is selected by the CAIES bit.

7. Setting a bit in the Port Disable register CAPD causes the circuits for the usual digital input and output buffers to be disconnected from the appropriate pin.
a) true
b) false
c) cant be said
d) depends on the conditions

View Answer

Answer: a [Reason:] Setting a bit in the Port Disable register CAPD causes the circuits for the usual digital input and output buffers to be disconnected from the appropriate pin.

8. Which bit is used for exchanging the two inputs of the comparator and invert its output to compensate?
a) CAIFG
b) CASHORT
c) CAPD
d) CAEX

View Answer

Answer: d [Reason:] CAEX is used for exchanging the two inputs of the comparator and invert its output to compensate.

9. Changes in Vcc changes the value of V+ ?
a) true
b) false
c) cant be said
d) depends on the conditions

View Answer

Answer: a [Reason:] When some variation is made in the value of Vcc, in the same manner itself the value of the V+ changes because, the voltage from the potential divider is proportional to Vcc. This changing effect can be reduced if the similar change take place in the value of V- itself.

10. The relaxation oscillator circuit helps in
a) calculating the duration single RC transient
b) setting the reference voltage
c) setting the clock frequency
d) calculating the conversion speed

View Answer

Answer: a [Reason:] The relaxation oscillator is a circuit that with the help of charging and discharging of an oscillator, hepls us in calculating the duration of the single RC transient.

Synopsis and Project Report

You can buy synopsis and project from distpub.com. Just visit https://distpub.com/product-category/projects/ and buy your university/institute project from distpub.com