Generic selectors
Exact matches only
Search in title
Search in content
Search in posts
Search in pages
Filter by Categories
nmims post
Objective Type Set
Online MCQ Assignment
Question Solution
Solved Question
Uncategorized

Interview MCQ Set 1

1. What are the types of responsibilities that occur in software engineering design?
a) An Obligation to do some thing that is to carry out some tasks(operational)
b) An Obligation to know something that is to maintain some data(data)
c) All of the mentioned
d) None of the mentioned

View Answer

Answer: c [Reason:] There are two types of responsibilities that occur in software engineering design operational responsibility and data responsibility.

2. Which of the following are true for decomposition?
a) Responsibility driven decomposition is a technique for program decomposition in which component responsibilities are decomposed and used to generate sub-components
b) The decomposed responsibilities are assigned to the sub-components, which can then be further decomposed
c) All of the mentioned
d) None of the mentioned

View Answer

Answer: c [Reason:] The statements mentioned are all true with respect to the true decomposition.

3. Designers can use responsibilities to make modules more cohesive and less tightly coupled in several ways such as?
a) Assign modules at most one operational and one data responsibility
b) Assign complementary data and operational responsibilities
c) Make sure module responsibilities do not overlap
d) All of the mentioned

View Answer

Answer: d [Reason:]Designers can use responsibilities to make modules more cohesive and less tightly coupled in all the above mentioned ways.

4. Inheritance is a powerful design and implementation mechanism that offers which of these advantages?
a) Inheritance captures a generalization-specialization relation between the super-class(es) and the sub-class
b) Inheritance provides reuse of the implementations of attributes and operations in the super-class or super-classes
c) All of the mentioned
d) None of the mentioned

View Answer

Answer: c [Reason:] Inheritance is a powerful design and implementation mechanism that offers the mentioned advantages.

5. Heuristic for Class models include which of these?
a) Use inheritance only when there is a generalization relationship between the sub-class and its super-class(es)
b) Combine common attributes and operations in similar classes into a common super-class
c) All of the mentioned
d) None of the mentioned

View Answer

Answer: a [Reason:] Heuristic for Class models includes- Use inheritance only when there is a generalization relationship between the sub-class and its super-class(es).

6. What is Delegation?
a) The tactic where in a module en thrusts another module with a responsibility is called delegation
b) Delegation not only allows reuse without inheritance, but also provides a mechanism to make software much more flexible and configurable
c) All of the mentioned
d) None of the mentioned

View Answer

Answer: c [Reason:] The tactic where in a module en thrusts another module with a responsibility is called delegation, Delegation not only allows reuse without inheritance, but also provides a mechanism to make software much more flexible and configurable.

7. Which of the following are static modeling heuristics ?
a) State both operational and data responsibilities
b) Assign modules at most one operational and one data responsibility
c) Assign complementary data and operational responsibilities
d) All of the mentioned

View Answer

Answer: d [Reason:] Static modelling heuristic includes -State both operational and data responsibilities, Assign modules at most one operational and one data responsibility, Assign complementary data and operational responsibilities.

8. Designers can use responsibilities to make modules more cohesive and less tightly coupled in which of the following ways?
a) Assign modules at most one operational and one data responsibility
b) Assign complementary data and operational responsibilities
c) All of the mentioned
d) None of the mentioned

View Answer

Answer: c [Reason:] Designers can use responsibilities to make modules more cohesive and less tightly coupled in the following way – Assign modules at most one operational and one data responsibility, Assign complementary data and operational responsibilities.

9. Which of the following is operational responsibility?
a) An Obligation to do some thing that is to carry out some tasks
b) An Obligation to know something that is to maintain some data
c) All of the mentioned
d) None of the mentioned

View Answer

Answer: a [Reason:] Operational Responsibility is an obligation to do some thing that is to carry out some tasks.

10. Which of the following is data responsibility?
a) An Obligation to do some thing that is to carry out some tasks
b) An Obligation to know something that is to maintain some data
c) All of the mentioned
d) None of the mentioned

View Answer

Answer: b [Reason:] Data Responsibility is an obligation to know something that is to maintain some data.

Interview MCQ Set 2

1. When the frequency band is selected we can specify the sampling rate and the characteristics of the pre filter, which is also called as __________ filter.
a) Analog filter
b) Anti aliasing filter
c) Analog & Anti aliasing filter
d) None of the mentioned

View Answer

Answer: b [Reason:] Once the desired frequency band is selected w e can specify the sampling rate and the characteristics of the pre filter, which is also called an anti aliasing filter. The anti aliasing filter is an analog filter which has a twofold purpose.

2. What are the main characteristics of Anti aliasing filter?
a) Ensures that bandwidth of signal to be sampled is limited to frequency range
b) To limit the additive noise spectrum and other interference, which corrupts the signal
c) All of the mentioned
d) None of the mentioned

View Answer

Answer: c [Reason:] T he anti aliasing filter is an analog filter which has a twofold purpose. First, it ensures that the bandwidth of the signal to be sampled is limited to the desired frequency range. Using an antialiasing filter is to limit the additive noise spectrum and other interference, which often corrupts the desired signal. Usually, additive noise is wideband and exceeds the bandwidth of the desired signal.

3. In general, a digital system designer has better control of tolerances in a digital signal processing system than an analog system designer who is designing an equivalent analog system.
a) True
b) False

View Answer

Answer: a [Reason:] Analog signal processing operations cannot be done very precisely either, since electronic components in analog systems have tolerances and they introduce noise during their operation. In general, a digital system designer has better control of tolerances in a digital signal processing system than an analog system designer who is designing an equivalent analog system.

4. The selection o f the sampling rate Fs=1/T, where T is the sampling interval, not only determines the highest frequency (Fs/2) that is preserved in the analog signal, but also serves as a scale factor that influences the design specifications for digital filters
a) True
b) False

View Answer

Answer: a [Reason:] Once we have specified the pre filter requirements and have selected the desired sampling rate, w e can proceed with the design of the digital signal processing operations to be performed on the discrete-time signal. The selection of the sampling rate Fs=1/T , where T is the sampling interval, not only determines the highest frequency (Fs/2) that is preserved in the analog signal, but also serves as a scale factor that influences the design specifications for digital filters and any other discrete-time systems through which the signal is processed.

5. What is the configuration of system for digital processing of an analog signal?
a) Analog signal|| Pre-filter ->D/A Converter -> Digital Processor -> A/D Converter -> Post-filter
b) Analog signal|| Pre-filter ->A/D Converter -> Digital Processor -> D/A Converter -> Post-filter
c) Analog signal|| Post-filter ->D/A Converter -> Digital Processor -> A/D Converter -> Pre-filter
d) None of the mentioned

View Answer

Answer: b [Reason:] The anti-aliasing filter is an analog filter which has a twofold purpose. Analog signal|| Pre-filter ->A/D Converter -> Digital Processor -> D/A Converter -> Post-filter

6. In DM, further the two integrators at encode are replaced by one integrator placed before comparator, and then such system is called?
a) System-delta modulation
b) Sigma-delta modulation
c) Source-delta modulation
d) None of the mentioned

View Answer

Answer: b [Reason:] In DM, Furthermore, the two integrators at the encoder can be replaced by a single integrator placed before the comparator. This system is known as sigma-delta modulation (SDM ).

7. What is the system function of the integrator that is modeled by the discrete time system?
advanced-digital-signal-processing-questions-answers-q7

View Answer

Answer: a [Reason:] The integrator is modeled by the discrete time system with system function advanced-digital-signal-processing-questions-answers-q7a

8. What is the z-transform of sequence dq(n) i.e., Dq(z)= ?
advanced-digital-signal-processing-questions-answers-q8

View Answer

Answer: b [Reason:] advanced-digital-signal-processing-questions-answers-q8a

9.The performance of the SDM system is determined by the noise system function Hn(z), which has a magnitude of?
advanced-digital-signal-processing-questions-answers-q9

View Answer

Answer: a [Reason:] The performance o f the SDM system is therefore determined by the noise system function H_( n) (z), which has a magnitude frequency response: advanced-digital-signal-processing-questions-answers-q9a

10. The in-band quantization noise variance is given as?
advanced-digital-signal-processing-questions-answers-q10

View Answer

Answer: b [Reason:] advanced-digital-signal-processing-questions-answers-q10a

Interview MCQ Set 3

1. Which of the following is a type of system segment descriptor?
a) system descriptor
b) gate descriptor
c) system descriptor and gate descriptor
d) none of the mentioned

View Answer

Answer: c [Reason:] The system segment descriptors are of seven types. The types 1 to 3 are called system descriptors and the types 4 to 7 are called gate descriptors.

2. Which of the following is a type of gate descriptor?
a) call gate
b) task gate
c) interrupt gate
d) all of the mentioned

View Answer

Answer: d [Reason:] The gate descriptors are of four types namely, call gate, task gate, interrupt gate and trap gate.

3. The gate descriptor contains the information of
a) destination of control transfer
b) stack manipulations
c) privilege level
d) all of the mentioned

View Answer

Answer: d [Reason:] The gate descriptor contains the information regarding the destination of control transfer, required stack manipulations,privilege level and its type.

4. The gate that is used to alter the privilege levels is
a) call gate
b) task gate
c) interrupt gate
d) trap gate

View Answer

Answer: a [Reason:] Call gates are used to alter the privilege levels.

5. The gate that is used to specify corresponding service routine is
a) call gate and trap gate
b) task gate and interrupt gate
c) interrupt gate and trap gate
d) task gate and trap gate

View Answer

Answer: c [Reason:] Interrupt gates and trap gates are used to specify corresponding service routines.

6. The gate that is used to switch from one task to another is
a) trap gate
b) task gate
c) task gate and trap gate
d) none of the mentioned

View Answer

Answer: b [Reason:] Task gate is used to switch from one task to another.

7. The gate that uses word count field is
a) trap gate
b) task gate
c) interrupt gate
d) call gate

View Answer

Answer: d [Reason:] The word count field is only used by a call gate descriptor, to indicate the number of bytes to be transferred from the stack of the calling routine, to the stack of the called routine.

8. The memory that maintains the most frequently required data for execution, in a high speed memory is called
a) virtual memory
b) physical memory
c) cache memory
d) ROM (read only memory)

View Answer

Answer: c [Reason:] To minimize the time required for fetching the frequently required descriptor information, from the main memory, cache memory is used in which the most frequently required data for execution is stored.

9. The selector field consists of
a) requested privilege level (RPL)
b) table indicator
c) index
d) all of the mentioned

View Answer

Answer: d [Reason:] In the protected mode, the contents of the segment registers are known as selectors. The selector field consists of three fields namely, RPL, table indicator (TI) and index.

10. If table indicator, TI=0, then the descriptor table selected is
a) local descriptor table
b) global descriptor table
c) local and global descriptor table
d) none of the mentioned

View Answer

Answer: b [Reason:] The type of descriptor table is global, if TI=0 and local if TI=1.

11. The instruction that is executed at privilege level zero (0) is
a) LDT
b) LGDT and LLDT
c) GDT
d) None of the mentioned

View Answer

Answer: b [Reason:] The LGDT and LLDT instructions are privileged, and may be executed only at privilege level 0.

12. The instruction that loads a selector which refers to a local descriptor table, containing the base address and limit for LDT is
a) LGT
b) GDT
c) LGDT
d) LLDT

View Answer

Answer: d [Reason:] The LLDT instruction loads a selector, which refers to a local descriptor table, containing the base address, and limit for LDT.

13. The descriptor that is used to store task gates, interrupt gates and trap gates is
a) system descriptor table
b) gate descriptor table
c) interrupt descriptor table
d) none of the mentioned

View Answer

Answer: c [Reason:] The 80286 has a third type of descriptor table known as interrupt descriptor table, which is used to store task gates, interrupt gates and trap gates.

14. The number of interrupt descriptors that the interrupt descriptor table (IDT) handles is
a) 16
b) 64
c) 128
d) 256

View Answer

Answer: d [Reason:] The IDT is able to handle upto 256 interrupt descriptors.

15. The number of bytes required for an interrupt in an IDT is
a) 2
b) 4
c) 6
d) 8

View Answer

Answer: c [Reason:] Six bytes are required for each interrupt in an interrupt descriptor table.

Interview MCQ Set 4

1. Choose the correct way to call subroutine fun() of the sample class?

  1. class a
  2. {
  3.     public void x(int p, double k)
  4.     {
  5.         Console.WriteLine("k : csharp!");
  6.     }
  7. }

a) delegate void del(int i);
x s = new x();
del d = new del(ref s.x);
d(8, 2.2f);
b) delegate void del(int p, double k);
del d;
x s = new x();
d = new del(ref s.x);
d(8, 2.2f);
c) x s = new x();
delegate void d = new del(ref x);
d(8, 2.2f);
d) all of the mentioned

View Answer

Answer: b [Reason:] None.

2. Which of the following is the correct way to call the function abc() of the given class csharp given below?

  1. class csharp
  2. {
  3.     public int abc(int a)
  4.     {
  5.         Console.WriteLine("A:Just do it!");
  6.         return 0;
  7.     }
  8. }

a) delegate void del(int a);
csharp s = new csharp();
del d = new del(ref s.abc);
d(10);
b) csharp s = new csharp();
delegate void d = new del(ref abc);
d(10);
c) delegate int del(int a);
del d;
csharp s = new csharp();
d = new del(ref s.fun);
d(10);
d) none of the mentioned

View Answer

Answer: c [Reason:] None.

3. Which of the following is the correct way to call the subroutine function abc() of the given class csharp given below?

  1. class csharp
  2. {
  3.     void abc()
  4.     {
  5.         console.writeline("A:Just do it!");
  6.     }
  7. }

a) csharp c = new csharp();
delegate void d = new del(ref abc);
d();
b) delegate void del();
del d;
csharp s = new csharp();
d = new del(ref s.abc);
d();
c) csharp s = new csharp();
delegate void del = new delegate(ref abc);
del();
d) None of the mentioned

View Answer

Answer: b [Reason:] None.

4. What will be the output of the given code snippet below?

  1. {
  2.     delegate void A(ref string str);
  3.     class sample
  4.     {
  5.         public static void fun( ref string a)
  6.         {
  7.             a = a.Substring( 7, a.Length - 7);
  8.         }
  9.     }
  10.     class Program
  11.     {
  12.         static void Main(string[] args)
  13.         {
  14.             A str1;
  15.             string str = "Test Your C#.net skills";
  16.             str1 = sample.fun;
  17.             str1(ref str);
  18.             Console.WriteLine(str);
  19.         }
  20.     }
  21. }

a) Test Your
b) ur C#.NET
c) ur C#.NET Skills
d) None of the mentioned

View Answer

Answer: c [Reason:] None.

5. What will be the output of the given code snippet below?

  1. {
  2.     delegate string F(string str);
  3.     class sample
  4.     {
  5.         public static string fun(string a)
  6.         {
  7.             return a.Replace(',''-');
  8.         }
  9.     }
  10.     class Program
  11.     {
  12.         static void Main(string[] args)
  13.         {
  14.             F str1 = new F(sample.fun);
  15.             string str = str1("Test Your c#.NET skills");
  16.             Console.WriteLine(str);
  17.         }
  18.     }
  19. }

a) Test Your
b) Test-Your-C#.NET-Skills
c) ur C#.NET Skills
d) None of the mentioned

View Answer

Answer: b [Reason:] None. Output: Test-Your-C#.NET-Skills

6. Choose the statements which makes delegate in C#.NET different from a normal class?
a) Delegates in C#.NET is a base class for all delegates type
b) Delegates created in C#.NET are further not allowed to derive from the delegate types that are created
c) Only system and compilers can derive explicitly from the Delegate or MulticasteDelegate class
d) All of the mentioned

View Answer

Answer: d [Reason:] None.

7. Which of the following are the correct statements about delegates?
a) Delegates can be used to implement callback notification
b) Delegates permit execution of a method on a secondary thread in an asynchronous manner
c) Delegate is a user defined type
d) All of the mentioned

View Answer

Answer: d [Reason:] None.

8. What will be the output of given set of code?

  1. {
  2.  delegate string f(string str);
  3.  class sample
  4.  {
  5.      public static string fun(string a)
  6.      {
  7.          return a.Replace('k', 'o');
  8.      }
  9.  }
  10.  class Program
  11.  {
  12.      static void Main(string[] args)
  13.      {
  14.          f str1 = new f(sample.fun);
  15.          string str = str1("Test Ykur C#.NET Skills");
  16.          Console.WriteLine(str);
  17.          Console.ReadLine();
  18.      }
  19.  }
  20. }

a) Test Ykur C#.NET Skills
b) Test Ykour C#.NET Skills
c) Test Your C#.NET Skills
d) Test ur C#.NET Skills

View Answer

Answer: c [Reason:] None. Output: Test Your C#.NET Skills

9. Incorrect statements about delegates are?
a) Delegates are reference types
b) Delegates are object oriented
c) Delegates are type safe
d) Only one method can be called using a delegate

View Answer

Answer: d [Reason:] None.

10. Select the modifiers which control the accessibility of the delegate:
a) new
b) protected
c) public
d) all of the mentioned

View Answer

Answer: d [Reason:] By definition

Interview MCQ Set 5

1. The timer generates an interrupt, if the count value reaches to
a) 00FFH
b) FF00H
c) 0FFFH
d) FFFFH

View Answer

Answer: d [Reason:] The timer is an up-counter and generates an interrupt when the count has reached FFFFH.

2. The external interrupt that has the lowest priority among the following is
a) TF0
b) TF1
c) IE1
d) NONE

View Answer

Answer: c [Reason:] The order of given interrupts from high to low priority is TF0, IE1 and TF1.

3. Among the five interrupts generated by 8051, the lowest priority is given to the interrupt
a) IE0
b) TF1
c) TF0
d) RI

View Answer

Answer: d [Reason:] The interrupt, RI=TI (serial port) is given the lowest priority among all the interrupts.

4. Among the five interrupts generated by 8051, the highest priority is given to the interrupt
a) IE0
b) TF1
c) TF0
d) IE1

View Answer

Answer: a [Reason:] The interrupt, IE0(External INT0) is given the highest priority among all the interrupts.

5. All the interrupts are enabled using a special function register called
a) interrupt priority register
b) interrupt register
c) interrupt function register
d) interrupt enable register

View Answer

Answer: d [Reason:] All the interrupts are enabled using a special function register called interrupt enable register (IE) and their priorities are programmed using another special function register called interrupt priority register(IP).

6. The number of bytes stored on the stack during one operation of PUSH or POP is
a) 1
b) 2
c) 3
d) 4

View Answer

Answer: a [Reason:] As 8051 stack operations are 8-bit wide i.e. in an operation using PUSH or POP instruction, one byte of data is stored on a stack or retrieved from the stack. For implementing 16-bit operations, two 8-bit operations are cascaded.

7. The step involved in PUSH operation is
a) increment stack by 2 and store 8-bit content to address pointed to by SP
b) decrement stack by 1 and store 16-bit content to address pointed to by SP
c) increment stack by 1 and store 8-bit content to address pointed to by SP
d) store 8-bit content to address pointed to by SP and then increment stack by 1

View Answer

Answer: c [Reason:] The PUSH instruction follows two steps. 1. Increment stack by 1 2. Store 8-bit content of the 8-bit address specified in the instruction to the address pointed to by SP.

8. The step involved in POP operation is
a) decrement stack by 2 and store 8-bit content to address pointed to by SP
b) store 16-bit content to address pointed to by SP and decrement stack by 1
c) decrement stack by 1 and store content of top of stack to address pointed to by SP
d) store content of top of stack to address pointed to by SP and then decrement stack by 1

View Answer

Answer: d [Reason:] The POP instruction follows two steps. 1. Store the contents of top of stack pointed to by SP register to the 8-bit memory specified in the instruction. 2. Decrement stack by 1.

9. The 8051 stack is
a) auto-decrement during PUSH operations
b) auto-increment during POP operations
c) auto-decrement during POP operations
d) auto-increment during PUSH operations

View Answer

Answer: d [Reason:] The 8051 stack is opposite to that in 8085 or 8086 i.e. in 8085 it is auto-decrement while in 8051 it is auto-increment during PUSH operations.

10. After reset, the stack pointer(SP) is initialised to the address of
a) internal ROM
b) internal RAM
c) external ROM
d) external RAM

View Answer

Answer: b [Reason:] The stack pointer(SP) is an 8-bit register and is initialized to internal RAM address 07H after reset.