Generic selectors
Exact matches only
Search in title
Search in content
Search in posts
Search in pages
Filter by Categories
nmims post
Objective Type Set
Online MCQ Assignment
Question Solution
Solved Question
Uncategorized

Multiple choice question for engineering

Set 1

1. Half subtractor is used to perform subtraction of
a) 2 bits
b) 3 bits
c) 4 bits
d) 5 bits

View Answer

Answer: a [Reason:] Half subtractor is a combinational circuit which is used to perform subtraction of two bits, namely minuend and subtrahend.

2. For subtracting 1 from 0, we use to take a _______ from neighbouring bits.
a) Carry
b) Borrow
c) Not possible
d) None of the Mentioned

View Answer

Answer: b [Reason:] For subtracting 1 from 0, we use to take a borrow from neighbouring bits because carry is taken into consideration during addition process.

3. How many outputs are required for the implementation of a subtractor?
a) 1
b) 2
c) 3
d) 4

View Answer

Answer: b [Reason:] There are two outputs required for the implementation of a subtractor. One for the output and another for borrow.

4. Let the input of a subtractor is A and B then what the output will be if A = B?
a) 0
b) 1
c) A
d) B

View Answer

Answer: a [Reason:] The output for A = B will be 0. If A = B, it means that A = B = 0 or A = B = 1. In both of the situation subtractor gives 0 as the output.

5. Let A and B is the input of a subtractor then the output will be
a) A XOR B
b) A AND B
c) A OR B
d) A EXNOR B

View Answer

Answer: a [Reason:] Since, the output of a subtractor is given by AB’ + BA’ and this is the output of a XOR gate. So, the final output is AB’ + BA’.

6. Let A and B is the input of a subtractor then the borrow will be
a) A * B’
b) A’ * B
c) A OR B
d) A AND B

View Answer

Answer: b [Reason:] The borrow of a subtractor is received through NAND gate whose one input is inverted. On that basis the borrow will be (A’ * B).

7. What does minuend and subtrahend denotes in a subtractor?
a) Their corresponding bits of input
b) Its outputs
c) Its inputs
d) None of the Mentioned

View Answer

Answer: c [Reason:] Minuend and subtrahend are the two bits of input of a subtractor. If A and B are the two inputs of a subtractor then A is called minuend and B as subtrahend.

8. Full subtractor is used to perform subtraction of
a) 2 bits
b) 3 bits
c) 4 bits
d) 8 bits

View Answer

Answer: b [Reason:] Full subtractor is used to perform subtraction of 3 bits, namely minuend bit, subtrahend bit and borrow from the previous stage.

9. The full subtractor can be implemented using
a) Two XOR and an OR gates
b) Two half subtractors and an OR gate
c) Two multiplexers and an AND gate
d) None of the Mentioned

View Answer

Answer: b [Reason:] The full subtractor can be implemented using two half subtractors and an OR gate.

10. The output of a subtractor is given by (if A, B and X are the inputs)
a) A AND B XOR X
b) A XOR B XOR X
c) A OR B NOR X
d) A NOR B XOR X

View Answer

Answer: b [Reason:] The output of a subtractor is given by (if A, B and X are the inputs) A XOR B XOR X.

11. The output of a full subtractor is same as
a) Half adder
b) Full adder
c) Half subtractor
d) None of the Mentioned

View Answer

Answer: b [Reason:] The output of a full adder and a full subtractor are same. If A, B and C are the input of a full adder and a full subtractor then the output will be given by (A XOR B XOR C).

Set 2

1. The full form of IIL is
a) Injection integrated logic
b) Integrated inspected logic
c) Integrated injection logic
d) None of the Mentioned

View Answer

Answer: c [Reason:] The full form of IIL is Integrated injection logic.

2. Integrated injection logic is a class of digital circuits built with
a) Single collector BJT
b) Double emitter BJT
c) Multiple emitter BJT
d) Multiple collector BJT

View Answer

Answer: d [Reason:] Integrated injection logic is a class of digital circuits built with multiple collector bipolar junction transistors (BJT).

3. IIL has _____ noise immunity.
a) High
b) Low
c) Neutral
d) None of the Mentioned

View Answer

Answer: a [Reason:] IIL has high high noise immunity because it operates by current instead of voltage.

4. IIL is sometimes also known as
a) Single transistor logic
b) Multiple transistor logic
c) Merged transistor logic
d) None of the Mentioned

View Answer

Answer: c [Reason:] IIL is sometimes also known as merged transistor logic.

5. Integrated Injection logic can not be denoted as
a) IIL
b) I2L
c) I2L
d) None of the Mentioned

View Answer

Answer: d [Reason:] Integrated Injection logic can be denoted as IIL, I^2L and I2L as well.

6. The heart of an I2L circuit is the
a) Common collector open emitter inverter
b) Common emitter open collector inverter
c) Open emitter common collector inverter
d) None of the Mentioned

View Answer

Answer: b [Reason:] The heart of an I2L circuit is the common emitter open collector inverter.

7. In Integrated Injection logic input is supplied to the
a) Emitter
b) Base
c) Collector
d) None of the Mentioned

View Answer

Answer: b [Reason:] In IIL, the input is supplied to the base as either a current sink (low logic level) or as a high-z floating condition (high logic level).

8. In Integrated Injection logic output is received through the
a) Emitter
b) Base
c) Collector
d) None of the Mentioned

View Answer

Answer: c [Reason:] In Integrated Injection logic output is received through the collector.

9. When the outputs of two inverters are wired together the result is
a) A two-input NOR gate
b) A single-input NOR gate
c) A two-input NAND gate
d) A single-input NAND gate

View Answer

Answer: a [Reason:] When the outputs of two inverters are wired together then the result is a two-input NOR gate because the configuration (NOT A) AND (NOT B) is equivalent to NOT (A OR B).

10. IIL was commonly used before the advent of CMOS logic by company ________
a) Samsung
b) Nokia
c) Motorola
d) Apple

View Answer

Answer: c [Reason:] I2L is relatively simple to construct on an integrated circuit and was commonly used before the advent of CMOS logic by companies such as Motorola.

11. Which company introduced one of the first consumer-grade digital watches (the Black Watch) which used I2L technology ?
a) Cambridge Consultants Pvt Ltd
b) Sinclair Radionics Ltd
c) National Research and Development Council
d) Westminster

View Answer

Answer: b [Reason:] Sinclair Radionics Ltd introduced one of the first consumer-grade digital watches (the Black Watch) in August 1975, which used I2L technology.

Set 3

1. The basic building blocks of the arithmetic unit in a digital computers are
a) Subtractors
b) Adders
c) Multiplexer
d) None of the Mentioned

View Answer

Answer: b [Reason:] The basic building blocks of the arithmetic unit in a digital computers are adders. Since, a parallel adder is constructed with a number of full-adder circuits connected in cascade. By controlling the data inputs to the parallel adder, it is possible to obtain different types of arithmetic operations.

2. A digital system consists of _____ types of circuits.
a) 2
b) 3
c) 4
d) 5

View Answer

Answer: a [Reason:] A digital system consists of two types of circuits and these are combinational and sequential logic circuit.

3. In a combinational circuit, the output at any time depends only on the _______ at that time.
a) Voltage
b) Intermediate values
c) Input values
d) None of the Mentioned

View Answer

Answer: c [Reason:] In a combinational circuit, the output at any time depends only on the input values at that time.

4. In a sequential circuit, the output at any time depends only on the input values at that time.
a) Past output values
b) Intermediate values
c) Present input values
d) Both past output and present input

View Answer

Answer: c [Reason:] In a sequential circuit, the output at any time depends on the present input values as well as past output values.

5. Procedure for the design of combinational circuits are:
A. From the word description of the problem, identify the inputs and outputs and draw a block diagram.
B. Draw the truth table such that it completely describes the operation of the circuit for different combinations of inputs.
C. Simplify the switching expression(s) for the output(s).
D. Implement the simplified expression using logic gates.
E. Write down the switching expression(s) for the output(s).
a) B, C, D, E, A
b) A, D, E, B, C
c) A, B, E, C, D
d) None of the Mentioned

View Answer

Answer: c [Reason:] The given arrangement in option c is the right sequence for the designing of the combinational circuits.

6. All logic operations can be obtained by means of
a) AND and NAND operations
b) OR and NOR operations
c) OR and NOT operations
d) AND, OR and NOT operations

View Answer

Answer: d [Reason:] Since, the logic gates AND, OR and NOT are called as universal logic gates. It means that any operations can be obtained by implementation of these gates.

7. The design of an ALU is based on
a) Sequential logic
b) Combinational logic
c) Multiplexing
d) None of the Mentioned

View Answer

Answer: b [Reason:] The design of an ALU is based on combinational logic. Because the unit has a regular pattern, it can be broken into identical stages connected in cascade through carries.

8. If the two numbers are unsigned, the bit conditions of interest are the ______ carry and a possible _____ result.
a) Input, zero
b) Output, one
c) Input, one
d) Output, zero

View Answer

Answer: d [Reason:] If the two numbers are unsigned, the bit conditions of interest are the output carry and a possible zero result.

9. If the two numbers include a sign bit in the highest order position, the bit conditions of interest are the sign of the result, a zero indication and
a) An underflow condition
b) A neutral condition
c) An overflow condition
d) None of the Mentioned

View Answer

Answer: c [Reason:] If the two numbers include a sign bit in the highest order position, the bit conditions of interest are the sign of the result, a zero indication and an overflow condition.

10. The flag bits in an ALU is defined as
a) The total number of registers
b) The status bit conditions
c) The total number of control lines
d) All of the Mentioned

View Answer

Answer: b [Reason:] In an ALU, status bit conditions are sometimes called condition code bits or flag bits.

Set 4

1. A Karnaugh map (K-map) is an abstract form of ____________ diagram organized as a matrix of squares.
a) Venn Diagram
b) Cycle Diagram
c) Block diagram
d) Triangular Diagram

View Answer

Answer: a [Reason:] A Karnaugh map (K-map) is an abstract form of Venn diagram organized as a matrix of squares.

2. There are ______ cells in a 4-variable K-map.
a) 12
b) 16
c) 18
d) None of the Mentioned

View Answer

Answer: b [Reason:] There are 16(2^4) cells in a 4-variable K-map.

3. The K-map based Boolean reduction is based on the following Unifying Theorem: A + A’ = 1.
a) Impact
b) Non Impact
c) Force
d) None of the Mentioned

View Answer

Answer: b [Reason:] The given expression A +A’ = 1 is based on non-impact unifying theorem.

4. Each product term of a group, w’.x.y’ and w.y, represents the ____________in that group.
a) Input
b) POS
c) Sum-of-Minterms
d) None of the Mentioned

View Answer

Answer: c [Reason:] In a minterm, each variable w, x or y appears once either as the variable itself or as the inverse. So, the given expression satisfies the property of Sum of Minterm.

5. The prime implicant which has at least one element that is not present in any other implicant is known as
a) Essential Prime Implicant
b) Implicant
c) Complement
d) None of the Mentioned

View Answer

Answer: a [Reason:] Essential prime implicants are prime implicants that cover an output of the function that no combination of other prime implicants is able to cover.

6. Product-of-Sums expressions can be implemented using
a) 2-level OR-AND logic circuits
b) 2-level NOR logic circuits
c) 2-level XOR logic circuits
d) Both 2-level OR-AND and NOR logic circuits

View Answer

Answer: d [Reason:] Product-of-Sums expressions can be implemented using 2-level OR-AND & NOR logic circuits.

7. Each group of adjacent Minterms (group size in powers of twos) corresponds to a possible product term of the given
a) Function
b) Value
c) Set
d) None of the Mentioned

View Answer

Answer: a [Reason:] Each group of adjacent Minterms (group size in powers of twos) corresponds to a possible product term of the given function.

8. Don’t care conditions can be used for simplifying Boolean expressions in
a) Examples
b) Terms
c) K-maps
d) Latches

View Answer

Answer: c [Reason:] Don’t care conditions can be used for simplifying Boolean expressions in K-maps which helps in pairing with 1/0.

9. It should be kept in mind that don’t care terms should be used along with the terms that are present in
a) Minterms
b) Maxterm
c) K-Map
d) Latches

View Answer

Answer: a [Reason:] It should be kept in mind that don’t care terms should be used along with the terms that are present in minterms which reduces the complexity of the boolean expression.

10. Using the transformation method you can realize any POS realization of OR-AND with only.
a) XOR
b) NAND
c) AND
d) NOR

View Answer

Answer: d [Reason:] Using the transformation method we can realize any POS realization of OR-AND with only NOR.

11. There are many situations in logic design in which simplification of logic expression is possible in terms of XOR and _________________ operations.
a) X-NOR
b) XOR
c) NOR
d) NAND

View Answer

Answer: a [Reason:] There are many situations in logic design in which simplification of logic expression is possible in terms of XOR and XNOR operations.

12. These logic gates are widely used in _______________ design and therefore are available in IC form.
a) Circuit
b) Digital
c) Analog
d) Block

View Answer

Answer: b [Reason:] These logic gates(XOR,XNOR,NOR) are widely used in digital design and therefore are available in IC form.

13. In case of XOR/XNOR simplification we have to look for the following____________________
a) Diagonal Adjacencies
b) Offset Adjacencies
c) Straight Adjacencies
d) Both diagonal and offset adjencies

View Answer

Answer: d [Reason:] In case of XOR/XNOR simplification we have to look for the following diagonal and offset adjacencies.

14. Entries known as _______________ mapping.
a) Diagonal
b) Straight
c) K
d) None of the Mentioned

View Answer

Answer: a [Reason:] Entries known as diagonal mapping.

Set 5

1. Which statement below best describes a Karnaugh map?
a) It is simply a rearranged truth table
b) The Karnaugh map eliminates the need for using NAND and NOR gates
c) Variable complements can be eliminated by using Karnaugh maps
d) A Karnaugh map can be used to replace Boolean rules

View Answer

Answer: a [Reason:] K-map is simply a rearranged truth table.

2. Which of the examples below expresses the commutative law of multiplication?
a) A + B = B + A
b) A • B = B + A
c) A • (B • C) = (A • B) • C
d) A • B = B • A

View Answer

Answer: d [Reason:] The cumulative law of multiplication is (A * B) = (B * A).

3. The Boolean expression Y = (AB)’ is logically equivalent to what single gate?
a) NAND
b) NOR
c) AND
d) OR

View Answer

Answer: a [Reason:] If A and B are the input for AND gate the output is obtained as AB and after inversion we get (AB)’, which is the expression of NAND gate.

4. The observation that a bubbled input OR gate is interchangeable with a bubbled output AND gate is referred to as:
a) A Karnaugh map
b) DeMorgan’s second theorem
c) The commutative law of addition
d) The associative law of multiplication

View Answer

Answer: b [Reason:] DeMorgan’s Law: ~(P^Q) <=> ~Pv~Q ~(PvQ) <=> ~P^~Q.

5. The systematic reduction of logic circuits is accomplished by:
a) Symbolic reduction
b) TTL logic
c) Using Boolean algebra
d) Using a truth table

View Answer

Answer: c [Reason:] The systematic reduction of logic circuits is accomplished by using boolean algebra.

6. Each “1” entry in a K-map square represents:
a) A HIGH for each input truth table condition that produces a HIGH output
b) A HIGH output on the truth table for all LOW input combinations
c) A LOW output for all possible HIGH input conditions
d) A DON’T CARE condition for all possible input truth table combinations

View Answer

Answer: a [Reason:] Each “1” entry in a K-map square represents a HIGH for each input truth table condition that produces a HIGH output.

7. Each “0” entry in a K-map square represents:
a) A HIGH for each input truth table condition that produces a HIGH output
b) A HIGH output on the truth table for all LOW input combinations
c) A LOW output for all possible HIGH input conditions
d) A DON’T CARE condition for all possible input truth table combinations

View Answer

Answer: a [Reason:] Each “0” entry in a K-map square represents a LOW output for all possible HIGH input conditions.

8. Which of the following statements accurately represents the two BEST methods of logic circuit simplification?
a) Boolean algebra and Karnaugh mapping
b) Karnaugh mapping and circuit waveform analysis
c) Actual circuit trial and error evaluation and waveform analysis
d) Boolean algebra and actual circuit trial and error evaluation

View Answer

Answer: c [Reason:] The two BEST methods of logic circuit simplification Boolean algebra and Karnaugh mapping.

9. Looping on a K-map always results in the elimination of
a) Variables within the loop that appear only in their complemented form
b) Variables that remain unchanged within the loop
c) Variables within the loop that appear in both complemented and uncomplemented form
d) Variables within the loop that appear only in their uncomplemented form

View Answer

Answer: c [Reason:] Looping on a K-map always results in the elimination of variables within the loop that appear in both complemented and uncomplemented form.

10. Which of the following expressions is in the sum-of-products form?
a) (A + B)(C + D)
b) (A * B)(C * D)
c) A* B *(CD)
d) A * B + C * D

View Answer

Answer: d [Reason:] Sum of product means that the number is multiplied firstly and then it is added: A * B + C * D.

11. Which of the following is an important feature of the sum-of-products form of expressions?
a) All logic circuits are reduced to nothing more than simple AND and OR operations
b) The delay times are greatly reduced over other forms
c) No signal must pass through more than two gates, not including inverters
d) The maximum number of gates that any signal must pass through is reduced by a factor of two

View Answer

Answer: a [Reason:] An important feature of the sum-of-products form of expressions in the given option is that all logic circuits are reduced to nothing more than simple AND and OR operations.

12. Which of the following expressions is in the product-of-sums form?
a) (A + B)(C + D)
b) (AB)(CD)
c) AB(CD)
d) AB + CD

View Answer

Answer: [Reason:] (A + B)(C + D) represents the product-of-sums form.