Generic selectors
Exact matches only
Search in title
Search in content
Search in posts
Search in pages
Filter by Categories
nmims post
Objective Type Set
Online MCQ Assignment
Question Solution
Solved Question
Uncategorized

Computer Networks MCQ Set 1

1. ______ have been developed specifically for pipelined systems.
a) Utility softwares
b) Speed up utilities
c) Optimizing compilers
d) None of the mentioned

View Answer

Answer: c [Reason:] The compilers which are designed to remove redundant parts of the code are called as optimizing compilers.

2. The pipelining process is also called as ______
a) Superscalar operation
b) Assembly line operation
c) Von neumann cycle
d) None of the mentioned

View Answer

Answer: b [Reason:] It is called so because it performs its operation at assembly level.

3. The fetch and execution cycles are interleaved with the help of ________
a) Modification in processor architecture
b) Clock
c) Special unit
d) Control unit

View Answer

Answer: b [Reason:] The time cycle of the clock is adjusted to perform the interleaving.

4. Each stage in pipelining should be completed within ____ cycle.
a) 1
b) 2
c) 3
d) 4

View Answer

Answer: a [Reason:] The stages in the pipelining should get completed within one cycle to increase the speed of performance.

5. In pipelining the task which requires the least time is performed first.
a) True
b) False

View Answer

Answer: b [Reason:] This is done to avoid starvation of the longer task.

6. If a unit completes its task before the allotted time period, then
a) It’ll perform some other task in the remaining time
b) Its time gets reallocated to different task
c) It’ll remain idle for the remaining time
d) None of the mentioned

View Answer

Answer: c [Reason:] None.

7. To increase the speed of memory access in pipelining, we make use of _______
a) Special memory locations
b) Special purpose registers
c) Cache
d) Buffers

View Answer

Answer: c [Reason:] By using the cache we can reduce the speed of memory access by a factor of 10.

8. The periods of time when the unit is idle is called as _____
a) Stalls
b) Bubbles
c) Hazards
d) Both Stalls and Bubbles

View Answer

Answer: d [Reason:] The stalls are a type of hazards that affect a pipelined system.

9. The contention for the usage of a hardware device is called as ______
a) Structural hazard
b) Stalk
c) Deadlock
d) None of the mentioned

View Answer

Answer: a [Reason:] None.

10. The situation where in the data of operands are not available is called ______
a) Data hazard
b) Stock
c) Deadlock
d) Structural hazard

View Answer

Answer: a [Reason:] Data hazards are generally caused when the data is not ready on the destination side.

Computer Networks MCQ Set 2

1. RamBUS is better than the other memory chips in terms of
a) Efficiency
b) Speed of operation
c) Wider bandwidth
d) All of the mentioned

View Answer

Answer: b [Reason:] The RAMBUS is much advanced mode of memory storage.

2. The key feature of the RAMBUS tech is ________
a) Greater memory utilisation
b) Effeciency
c) Speed of transfer
d) None of the mentioned

View Answer

Answer: c [Reason:] The RAMBUS was developed basically to lessen the data transfer time.

3. The increase in operation speed is done by
a) Reducing the reference voltage
b) Increasing the clk frequency
c) Using enhanced hardware
d) None of the mentioned

View Answer

Answer: a [Reason:] The reference voltage is reduced from the Vsupply about 2v.

4. The data is transfered over the RAMBUS as _______
a) Packets
b) Blocks
c) Swing voltages
d) Bits

View Answer

Answer: c [Reason:] By using voltage swings to transfer data, transfer rate along with efficiency is improved.

5. The type of signaling used in RAMBUS is ______
a) CLK signalling
b) Differential signalling
c) Integral signalling
d) None of the mentioned

View Answer

Answer: b [Reason:] The differential signaling basically means using voltage swings to transmit data.

6. The special communication used in RAMBUS are _________
a) RAMBUS channel
b) D-link
c) Dial-up
d) None of the mentioned

View Answer

Answer: a [Reason:] The special communication link is used to provide the necessary deign and required hardware for the transmission.

7. The original design of the RAMBUS required for ________ data lines.
a) 4
b) 6
c) 8
d) 9

View Answer

Answer: d [Reason:] Out of the 9 data lines, 8 were used for data transmission and the one left was used for parity checking.

8. The RAMBUS requires specially designed memory chips similar to _____
a) SRAM
b) SDRAM
c) DRAM
d) DDRRAM

View Answer

Answer: c [Reason:] The special memory chip should be able to transmit data on both the edges and is called as RDRAM’s.

9. A RAMBUS which has 18 data lines is called as _______
a) Extended RAMBUS
b) Direct RAMBUS
c) Multiple RAMBUS
d) Indirect RAMBUS

View Answer

Answer: b [Reason:] The direct RAMBUS is used to transmit 2 bytes of data at a time.

10. The RDRAM chips assembled into larger memory modules called ______
a) RRIM
b) DIMM
c) SIMM
d) All of the mentioned

View Answer

Answer: a [Reason:] None.

Computer Networks MCQ Set 3

1. If the transistor gate is closed, then the ROM stores a value of 1.
a) True
b) False

View Answer

Answer: b [Reason:] If the gate of the transistor is closed then, the value of zero is stored in the ROM.

2. PROM stands for __________
a) Programmable Read Only Memory
b) Pre-fed Read Only Memory
c) Pre-required Read Only Memory
d) Programmed Read Only Memory

View Answer

Answer: a [Reason:] It allows the user to program the ROM.

3. The PROM is more effective than ROM chips in regard to _______
a) Cost
b) Memory management
c) Speed of operation
d) Both Cost and Speed of operation

View Answer

Answer: d [Reason:] The PROM is cheaper than ROM as they can be programmed manually.

4. The difference between the EPROM and ROM circuitory is _____
a) The usage of MOSFET’s over transistors
b) The usage of JFET’s over transistors
c) The usage of an extra transistor
d) None of the mentioned

View Answer

Answer: c [Reason:] The EPROM uses an extra transistor where the ground connection is there in the ROM chip.

5. The ROM chips are mainly used to store _______
a) System files
b) Root directories
c) Boot files
d) Driver files

View Answer

Answer: c [Reason:] The ROM chips are used to store boot files required for the system start up.

6. The contents of the EPROM are earsed by ________
a) Overcharging the chip
b) Exposing the chip to UV rays
c) Exposing the chip to IR rays
d) Discharging the Chip

View Answer

Answer: b [Reason:] To erase the contents of the EPROM the chip is exposed to the UV rays, which disipate the charge on the transistor.

7. The disadvantage of the EPROM chip is _______
a) The high cost factor
b) The low efficiency
c) The low speed of operation
d) The need to remove the chip physically to reprogram it

View Answer

Answer: d [Reason:] None.

8. EEPROM stands for Electrically Erasable Programmable Read Only Memory.
a) True
b) False

View Answer

Answer: a [Reason:] The disadvantages of the EPROM led to the development of the EEPROM.

9. The disadvantage of the EEPROM is/are ________
a) The requirement of different voltages to read,write and store information
b) The Latency inread operation
c) The inefficient memory mapping schemes used
d) All of the mentioned

View Answer

Answer: a [Reason:] None.

10. The memory devices which are similar to EEPROM but differ in the cost effectiveness is ______
a) Memory sticks
b) Blue-ray devices
c) Flash memory
d) CMOS

View Answer

Answer: c [Reason:] The flash memory functions similar to the EEPROM but is much cheaper.

11. The only difference between the EEPROM and flash memory is that the latter doesn’t allow bulk data to be written.
a) True
b) False

View Answer

Answer: a [Reason:] This is not permitted as the previous contents of the cells will be over written.

12. The flash memories find application in ______
a) Super computers
b) Mainframe systems
c) Distributed systems
d) Portable devices

View Answer

Answer: d [Reason:] The flash memories low power requirement enables them to be used in a wide range of hand held devices.

13. The memory module obtained by placing a number of flash chips for higher memory storage called as _______
a) FIMM
b) SIMM
c) Flash card
d) RIMM

View Answer

Answer: c [Reason:] None.

14. The flash memory modules designed to replace the functioning of an harddisk is ______
a) RIMM
b) Flash drives
c) FIMM
d) DIMM

View Answer

Answer: b [Reason:] The flash drives have been developed to provide faster operation but with lesser space.

15. The reason for the fast operating speeds of the flash drives is
a) The absence of any movable parts
b) The itegarated electronic hardware
c) The improved bandwidth connection
d) All of the mentioned

View Answer

Answer: a [Reason:] Since the flash drives have no movable parts their access and seeks times are reasonably reduced.

Computer Networks MCQ Set 4

1. The directly mapped cache no replacement algorithm is required.
a) True
b) False

View Answer

Answer: a [Reason:] The position of each block is pre-determined in the direct mapped cache, hence not need for replacement.

2. The surroundings of the recently accessed block is called as ______
a) Neighbourhood
b) Neighbour
c) Locality of reference
d) None of the mentioned

View Answer

Answer: c [Reason:] The locality of reference is a key factor in many of the replacement algorithms.

3. In set associative and associative mapping there exists less flexibility.
a) True
b) False

View Answer

Answer: b [Reason:] The above two methods of mapping the descision of which block to be removed rests with the cache controller.

4. THe algorithm which replaces the block which has not been referenced for awhile is called _____
a) LRU
b) ORF
c) Direct
d) Both LRU and ORF

View Answer

Answer: a [Reason:] LRU stands for Least Recently Used first.

5. In associative mapping during LRU, the counter of the new block is set to ‘0’ and all the others are incremented by one, when _____ occurs.
a) Delay
b) Miss
c) Hit
d) Delayed hit

View Answer

Answer: b [Reason:] Miss usually occurs when the memory block requiered is not present in the cache.

6. The LRU provides very bad performance when it comes to _________
a) Blocks being accessed is sequential
b) When the blocks are ramdomised
c) When the consecutive blocks accessed are in the extremes
d) None of the mentioned

View Answer

Answer: a [Reason:] The LRU in case of the sequential blocks as to waste its one cycle just incrementing the counters.

7. The algorithm which removes the recently used page first is ________
a) LRU
b) MRU
c) OFM
d) None of the mentioned

View Answer

Answer: b [Reason:] In MRU it is assumed that the page accessed now is less likely to be accessed again.

8. The LRU can be improved by providing a little randomness in the access.
a) True
b) False

View Answer

Answer: a [Reason:] None.

9. In LRU, the referenced blocks counter is set to’0′ and that of the previous blocks are incremented by one and others remain same, in case of ______
a) Hit
b) Miss
c) Delay
d) None of the mentioned

View Answer

Answer: a [Reason:] If the referenced block is present in the memory it is called as hit.

10. The counter that keeps track of how many times a block is most likely used is _______
a) Count
b) Reference counter
c) Use counter
d) Probable counter

View Answer

Answer: b [Reason:] None.

Computer Networks MCQ Set 5

1. The key features of the SCSI BUS is
a) The cost effective connective media
b) The ability overlap data transfer requests
c) The highly effecient data transmission
d) None of the mentioned

View Answer

Answer: b [Reason:] The SCSI BUS can overlap various data transfer requests by the devices.

2. In a data transfer operatioon involving SCSI BUS, the control is with ______
a) Initiator
b) Target
c) SCSI controller
d) Target Controller

View Answer

Answer: d [Reason:] The initiator involves in arbitration process and after winning the BUS it’ll handover the control to the target controller.

3. In SCSI transfers the processor is not aware of the data being transfered.
a) True
b) False

View Answer

Answer: a [Reason:] The processor or the controller is unaware of the data being transfered.

4. The DB(P) line means,
a) That the data line is carrying the device information
b) That the data line is carrying the parity information
c) That the data line is partly closed
d) That the data line is temporarily occupied

View Answer

Answer: b [Reason:] None.

5. The BSY signal signifies
a) The BUs is busy
b) The controller is busy
c) The Initiator is busy
d) The Target is Busy

View Answer

Answer: a [Reason:] This signal is generally initiated when the BUS is currently occupied in an operation.

6. The SEL signal signifies
a) The initiator is selected
b) The device for BUS control is selected
c) That the target is being selected
d) None of the mentioned

View Answer

Answer: b [Reason:] This signal is usually asserted during the selection or reselection process.

7. ________ signal is asserted when the initiator wishes to send a message to the target.
a) MSG
b) APP
c) SMS
d) ATN

View Answer

Answer: d [Reason:] The ATN signal is short for attention, which is used to initimate the target that the initiator sent a message to it.

8. The MSG signal is used
a) To send a message to the target
b) To recieve a message from the mailbox
c) To tell that the information being sent is a message
d) None of the mentioned

View Answer

Answer: c [Reason:] None.

9. _____ is used to reset all the device controls to their startup state.
a) SRT
b) RST
c) ATN
d) None of the mentioned

View Answer

Answer: b [Reason:] None.

10. The SCSI BUS uses ______ arbitration.
a) Distributed
b) Centralised
c) Daisy chain
d) Hybrid

View Answer

Answer: a [Reason:] The SCSI uses distributed arbitration to select the device to give the BUS control.